Vhdl to Verilog Translation

Currently only vhdl to Verilog translation is supported. If there is no output, it means that the syntax of vhdl is wrong, or there is a syntax that the plugin cannot parse.

TODO

• parameterization